



PAGE	Content
001	Block Diagram
002	System Setting
003	CPU_DISPLAY
004	CPU_DOR3
005	CPU_LPC, SPI, SMB, CLINK
006	CPU_POWER
008	CPU_MISC, JTAG
009	CPU_CFG, RSVD
010	CPU_POWER_CAP
013	DOR3L_TERMINATION
014	DOR3L_ON-BOARD_A(1)
015	DOR3L_ON-BOARD_A(2)
016	DOR3L_SO-DIMM_B
019	DOR3L_CA_DQ_VOLTAGE
020	CPU_PCH_CS12, EMMC
021	CPU_PCH_GPIO10, LPID, MISC
022	CPU_PCH_AUDIO, SDIO, SDHC
023	CPU_PCH_PCIE, USB, SATA
024	CPU_PCH_CLOCK SIGNALS, RTC
025	CPU_PCH_SYS_POWER
026	CPU_PCH_POWER, GND
027	CPU_PCH_POWER, GND
028	PCH-SPI ROM, OTHER
030	RNC_IT8995E/AX
031	RNC_KB_TP
032	RPT_Heater Circuit
033	LAN_MTLA1110GK+CG
034	LAN_RJ45
044	DEBUG PORT
045	wDP_LVDS
047	wDP to VGA & CRT D-SUB
048	ROM-type D
050	FAN & SENSOR
051	SATA_ODD
052	USB 3.0 + 2.0 CONN
055	MINICARD (WLAN)
056	PWR_BTN & LID_SW
057	DG5_Discharge
058	FPO_Protect
060	DC_DC & BAT IN
064	
065	ME_Conn & Skew Hole
066	
067	IO Board-USB_LED_PPC_Screw
068	B to B connector
069	EMI
070	VGA_nVIDIA_N160V/S_PCIE
071	VGA_nVIDIA_N160V/S_PB-1P
072	VGA_nVIDIA_N160V/S_PB-DOR3
073	VGA_nVIDIA_N160V/S_VDD
074	VGA_nVIDIA_N160V/S_DISPLAY
075	VGA_nVIDIA_N160V/S_ROM_XTAL
076	VGA_nVIDIA_N160V/S_GPIO
077	VGA_nVIDIA_N160V/S_POWER
...	
080	PW_IMVP8 (1) (RT3601BCGQW)
081	PW_IMVP8 (2) (RT3601BCGQW)
083	PW_+1.0VSUS / +1.8VSUS
084	PW_+1.2VS
085	PW_+1.35V/+0.675V (UP90110)
087	PW_+3VADSW/+5VSUS (RT8248C)
088	PW_LOAD SWITCH
089	PW_CHARGER(BQ24780)
090	PW_PROTECTION
091	PW_DGPU_2PHASE(RT8815A)

BLOCK DIAGRAM


X430 SCHEMATIC Revision

(FA : UMA)
(FN : DGPU = Nvidia N17S-G1, MX150)

Non Connected Standby



8/30




USB3.0 port 0 Power SW for Power Protect

30.86.97.68.88.88




USB3.0_Port 0



171103-3 RICK


USB3.0 ESD-Protection



8/26

0919-5 Dean

1130-2 Rick



s530 FFC PIN DEFINE

FFC	PIN DEFINE	SATA CONN
	GND	P11
	GND	P10
1	5V	P9
2	5V	P8
3	5V	P7
	GND	P6
	GND	P5
	GND	P4
4	GND	S7
5	RXP(B+)	S6
6	RXN(B-)	S5
7	GND	S4
8	TXN(A-)	S3
9	TXP(A+)	S2
10	GND	S1




Reference for B01
 170426 shown
 Change to 07G028076030 B01
 170427 shown
 4-5 G-T change
 170428 shown

2018/05/10 X430PP_R1.0 RAS, Mount U5105 For B01 Issue test

BOM

Project Name		Rev
ASUS		R2.0
Title : SATA HDD & ODD		
Size	Dept.: ASUSTek COMPUTER INC.	Engineer: EE
Date: Thursday, August 30, 2018	Sheet	51 of 104

CPU Thermal Sensor



5.3 Address Setting

NCT7773U I2C/SMBus address is 1001000xb (x is R/W bit).

5.6 ALERT# point hardware power-on setting (TBD)


The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :

PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110

Route CPU_THRM_DA , CPU_THRM_DC and on the same layer

-----OTHER SIGNALS
10 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
10 mils
-----OTHER SIGNALS
Avoid FSB_Power

DC FAN Control




<Variant Name>

ASUS		Title :	SS_FAN_Thermal Sensor
ASUS tek COMPUTER INC. NBS		Engineer:	EE
Size	Project Name	Rev	
B	X430	R2.0	
Date: Thursday, August 30, 2018	Sheet	50	of 108


PCIe/SATA M.2 SSD

0915-1 Dean
0915-2 Dean
0922-6 Dean
1003-4 rick

待確認!!!



2018/06/16 06:30PM EDT - Session CS409 4 CS410





<Channel Name>

WHL ES2 QS symbol ==> temp_T_002277 / nbs_bga_1528p_003

Display Port

A	EDP
B	Type C(TBT1) DP
C	Type C(TBT2 or Full function) DP

Intel Version	ASUS P/N




Variant Name

Size	Customer	Dept.	ASUSTAK COMPUTER INC	Engineer	Roger Liao	Rev	R2.0
Title : CPU_DISPLAY							
Date: Thursday, August 30, 2018							
Sheet 3 of 104							

IL


1024M x 16 x 4 (1 Rank)

For On Board (A)



DOR_VTT_CTRL:
System Memory Power Gate Control:
Disables the Platform memory VTT regulator
in CB and deeper and S3.
Ref:544924 544924 Skylake EDS Vol 1 Rev0.9.pdf P.120


VTT Enak



II


1024M x 16 x 4 (1 Rank)

For On Board (A)




Notes:

1. Avoid any parallel routing for Memory down x16 Channel and SoDIMM Channel.
2. For CFL -U43e/WHL-U42 Rcomp[0] should be 121 Ohm. For CNL-U22 all RCOMP value 100 Ohm




BO421 = 121 also has MGL file type





On Package Cache resistance Compensation from processor: Refer to the appropriate platform design guide for implementation details and values. Unconnected for Processors without OPC.

No OPC Check remove 且R0811 R0810量測兩端為0V 0126




TP for Boundary Scan Test



«Variant: Normal»

2018/04/20 x4389v v1.0 #55, remove xrf test point



2018/04/26 x430FF_R1.0 #81, U0301.WF36 connect to UED
2018/04/26 x430FF_R1.0 #84, Remove T0601/02/04/05/11, Del N0905 & Add T0606 for RETOCC

CFG STRAPS



	1	0	NOTE
CFG4	DISABLE	ENABLE	eDP ENABLE

«Variant Name»

		Project Name		Rev
UX391RA				R2.0
Title : CPU CFG,RSVD				
Size	Dept.: ASUS T&M COMPUTER INC.		Engineer:	Roger Liao
Custom				
Date: Thursday, August 30, 2018	Sheet	9	of	104

CPU - VCC DECAPS- Underneath the package



電容數需再評估!!!




[illegible]

Figure 4-7. WHL U DDR4 x16 Memory Down CLK/CTRL/CKE/CMD/Reset Signal Topology




BG1 Rtt for DDP.

171619-2 BOOK




DDR4 4H SO-DIMM




EVENT N1: INDICATES THERMAL EVENT ON DIMM.
NON-ECC DIMM: NOT CONNECTED.

EVENT ON ECC DIMM: KEEP A PULL UP 2P NO 92N IN PCH



20161222 Coway Chang S:12002-00081300



Copyright Notice

Figure 4-51. SKL U DDR4/-RS x8 Devices Memory Down VREF-CA Overview









Figure 4-49. SKL U DDR4/-RS SODIMM VREF-CA Overview



All Vref trace must be 20 mils width



Copyright 2010



When used as DEVSLP, an external pull-up or pull-down termination required from SATA with DRIVER

R1.2 SATA_DEVSLP change to DEVSLP2

SATA PORT2 0223

MODEL 2 PR08 (SATA) 0223 (SATA) can be left as cap connect and need to be default to 0223 (SATA) 0223 (SATA) for termination protection



PCB-REV	PCB-REV	PCB-REV	PCB-REV	PCB-REV
001	001	001	001	001
002	002	002	002	002
003	003	003	003	003
004	004	004	004	004
005	005	005	005	005
006	006	006	006	006
007	007	007	007	007
008	008	008	008	008
009	009	009	009	009
010	010	010	010	010
011	011	011	011	011
012	012	012	012	012
013	013	013	013	013
014	014	014	014	014
015	015	015	015	015
016	016	016	016	016
017	017	017	017	017
018	018	018	018	018
019	019	019	019	019
020	020	020	020	020
021	021	021	021	021
022	022	022	022	022
023	023	023	023	023
024	024	024	024	024
025	025	025	025	025
026	026	026	026	026
027	027	027	027	027
028	028	028	028	028
029	029	029	029	029
030	030	030	030	030
031	031	031	031	031
032	032	032	032	032
033	033	033	033	033
034	034	034	034	034
035	035	035	035	035
036	036	036	036	036
037	037	037	037	037
038	038	038	038	038
039	039	039	039	039
040	040	040	040	040
041	041	041	041	041
042	042	042	042	042
043	043	043	043	043
044	044	044	044	044
045	045	045	045	045
046	046	046	046	046
047	047	047	047	047
048	048	048	048	048
049	049	049	049	049
050	050	050	050	050
051	051	051	051	051
052	052	052	052	052
053	053	053	053	053
054	054	054	054	054
055	055	055	055	055
056	056	056	056	056
057	057	057	057	057
058	058	058	058	058
059	059	059	059	059
060	060	060	060	060
061	061	061	061	061
062	062	062	062	062
063	063	063	063	063
064	064	064	064	064
065	065	065	065	065
066	066	066	066	066
067	067	067	067	067
068	068	068	068	068
069	069	069	069	069
070	070	070	070	070
071	071	071	071	071
072	072	072	072	072
073	073	073	073	073
074	074	074	074	074
075	075	075	075	075
076	076	076	076	076
077	077	077	077	077
078	078	078	078	078
079	079	079	079	079
080	080	080	080	080
081	081	081	081	081
082	082	082	082	082
083	083	083	083	083
084	084	084	084	084
085	085	085	085	085
086	086	086	086	086
087	087	087	087	087
088	088	088	088	088
089	089	089	089	089
090	090	090	090	090
091	091	091	091	091
092	092	092	092	092
093	093	093	093	093
094	094	094	094	094
095	095	095	095	095
096	096	096	096	096
097	097	097	097	097
098	098	098	098	098
099	099	099	099	099
100	100	100	100	100

REG_1_2_3_117 FRAGMENTED is used only the power sequence delay and is not required to be connected to anything on the silicon.

2018/10/24 10:51:07 PM, Remove 02313 (023874)

UX305UA remove LAN_WAKE# 0506


UX390 remove WLAN_ON# option1203

UX390 remove PLTRST buffer 1203




PCH STRAPS

Rogers 3/21




T1: IV SELECT STRAP	
LOW	5-30' +/-5%
HIGH	5-50' +/-5%

Remove +3VSUS route 0429




Power failure solution (S0->G3,S5->G3):

UX391 add SLP_058, SLP_A8 TP



UX390 remove PLTRST buffer 1203



ADD 0302 prevent PCH floating

TP for Boundary Scan Test




Copyright Notice


1003-11 RICH



2nd PCH SPI



確認是否更換SPI ROM 用料




LPC Debug Port

同面CABLE

```
Change power source from +2V to +5V
radhex100000.1
170100 Blank

1001-10 HIGH RESOLVE +5V POWER SOURCE REF SIGNALS
1107-6 DONE
```



12918-80182786

2nd source:

«Standard Market»



2018/04/04 KX3OFF_R1.5 #16, Change EC from 8900 to 8228 (Ref. X705FD R10 and remove s0P2)
 0002 connect to PGN 1102 & R02_R0109 connect to CFF 014 by EC request
 Add command ~~00000000~~ between EC & PGN (R02 isn't supported)

2018/04/04 KX3OFF_R1.5 #17, Add 810004/07/08/09 (ST send) See LFC



2018/04/04 KX3OFF_R1.5 #17, 0000 > P.0000 (See Page 60)



Thermal sensor & DP



待確認!!!

[illegible]

F		I		F		I	
CN1				CN2			
PIN NO.	PIN DEFINE*			PIN NO.	PIN DEFINE*		
1	VDD_3.3V_TP			1	VDD_3.3V_FP		
2	GND			2	FP_RSTN		
3	PS2_CLK			3	FP_MOSI		
4	PS2_DATA			4	FP_INTN		
5	GND			5	FP_MISO		
6	SDA			6	FP_CSN		
7	SCL			7	FP_SCK		
8	INT			8	GND		

0910: 7.2mm
0910: 13.2mm

DEL KB PWR LED

1102-1 RICK

CAPS_LOCK LED(KB)

3V/5V Tolerance
OD PIN

12Pin to 5
V_F Min.: 2.55V
V_F Max.: 3.25V

11B-6 RICK

1102-1 RICK

FN_LED(KB)


Only 3V Tolerance
OD PIN


12Pin to 5
V_F Min.: 2.55V
V_F Max.: 3.25V

1308-2 RICK


POWER_LED(KB)

12Pin to 5
V_F Min.: 2.55V
V_F Max.: 3.25V





battery embedded (press pwr_sw 10sec, then reset ec)




<Standard Name>

ASUS		Title : S2_RST_Reset Circuit	
ASUSTeK COMPUTER INC. NB4		Engineer: EE	
Size	Project Name	Rev	
8	X430	R2.0	
Date	Thursday, August 10, 2018	Sheet	32 of 104

Audio CDeco ALC3251

1031-2 RICK



For GND Via





TO SPEAKER CONN.



HP Jack Signal




Detection




PC:703	SNQ:84
1	2


Non-DePaul



JD pin = Normal open.




flow con. list chang J3701 form 12014-00710100 to 12014-00717700
1023-2 rick







1031-2 RICK
1101-1 RICK
1128-3 RICK

Headphone depop circuit




Check 0701 0001-2 9.352 topology is ok 0324 check this topology with power team!



0463 class 50 CPU

電容數需再評估!!!



注意事項!!!



Power Plane:		
VCC0000	System board power rail	
VCC001	Board graphics power rail	
+1_VCC001L+VCC001	CPU PLL power rails	
VCC001_0001001001+VCC001	50 power rails	Related operation of VCC001
VCC001_0001001_001	CPU digital PLL power rails	
VCC001_0001001_001	CPU memory power rail, voltage depends on memory technology	
VCC001	Board power rail for processor in standby mode	
VCC001_0001001		
VCC001_0001001		


PCB 板上的net是+1.0VSVS...



+1.0VSVS Combine +1.0VSVS_PCH to +1.0VSVS 0423



Filter requirement for +1.0VSVS LC size 0603->0402 DCR MAX 0.3 ohm 0126




CFL PDG V0.7 page#457

Filter Requirements for CFL U PCH


Supply	Value	Quantity	Type	Notes
VCCA_XTAL_IP05 (Pin F1)	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%
Note 1, 3	47 uF	1	Filter Capacitor 0603	X5R rating capacitor recommended
VCCAMPHPLL_IP05 (Pin B22)	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%
Note 1, 3	47 uF	1	Filter Capacitor 0603	X5R rating capacitor recommended

Notes:






- Placeholder is only. Does not need to be stuffed.
- All capacitors are edge capacitors unless labeled otherwise.
- 2x 22uF 0603 caps can optionally be used instead of 1x 47 uF 0603 caps. Caps should be with X5R temperature characteristics.




+3VSVS / +1.8VSVS



eDP (LVDS) Panel



171005-3 RICK 改30PIN



1005-3 RICK REF K4010A/C028A Change J4501 from 40PIN 12017-00181600 to 30PIN 12017-00142000
 1006-1 RICK Change J4501 back to 40PIN 12017-00181600
 1016-1 RICK REF K4010A/C028A Change J4501 from 40PIN 12017-00181600 to 30PIN 12017-00142000
 1108-3 RICK modify J4501.15 NC to GND (page45)

U3031T			U3031T			U3031T			U3031T		
CR3	VSS, 1	VSS, 73	BL7	WE	BT35	VSS, 145	VSS, 217	BY25			
BT5	VSS, 2	VSS, 74	AE23		AL32	VSS, 146	VSS, 218	AD32	N6	VSS, 200	CF23
BT55	VSS, 3	VSS, 75	BR33	WE	BT35	VSS, 147	VSS, 219	BT37	BT37	VSS, 201	CF23
CP35	VSS, 3	VSS, 75	CM5		BT35	VSS, 148	VSS, 220	BY28	CB3	VSS, 201	VSS, 363
CM37	VSS, 4	VSS, 76	DE		AL32	VSS, 149	VSS, 221	AD25	P10	VSS, 202	VSS, 364
CK37	VSS, 5	VSS, 77	AE27		BT35	VSS, 150	VSS, 222	AD25	BS	VSS, 203	VSS, 365
AM17	VSS, 6	VSS, 78	BM35		CM35	VSS, 151	VSS, 223	BY33	BS	VSS, 204	VSS, 366
CM17	VSS, 7	VSS, 79	AM35		AM35	VSS, 152	VSS, 224	BT37	P3	VSS, 205	VSS, 367
BE6	VSS, 8	VSS, 80	BU11		BT35	VSS, 153	VSS, 225	AE28	BT37	VSS, 206	VSS, 368
BE6	VSS, 9	VSS, 81	ED3		BT35	VSS, 154	VSS, 226	CB4	BT37	VSS, 207	VSS, 369
ES4	VSS, 10	VSS, 82	AE7		AM35	VSS, 155	VSS, 227	P33	P33	VSS, 208	VSS, 370
ES5	VSS, 11	VSS, 83	BM9		BT35	VSS, 156	VSS, 228	BS	BS	VSS, 209	VSS, 371
AA	VSS, 13	VSS, 85	CM17		AM35	VSS, 157	VSS, 229	CM7	CM7	VSS, 210	VSS, 372
AE24	VSS, 14	VSS, 86	BN25		BU23	VSS, 158	VSS, 230	BT37	BT37	VSS, 211	VSS, 373
AE26	VSS, 15	VSS, 87	CM35		ES9	VSS, 159	VSS, 231	AT27	BA10	VSS, 212	VSS, 374
AF25	VSS, 16	VSS, 88	CM37		BU24	VSS, 160	VSS, 232	CC11	CC11	VSS, 213	VSS, 375
AC26	VSS, 17	VSS, 89	BN7		AP3	VSS, 161	VSS, 233	BT37	BT37	VSS, 214	VSS, 376
AF24	VSS, 18	VSS, 90	CM25		ES11	VSS, 162	VSS, 234	BA28	BA28	VSS, 215	VSS, 377
AF25	VSS, 19	VSS, 91	AN25		BU25	VSS, 163	VSS, 235	P7	P7	VSS, 216	VSS, 378
ES2	VSS, 20	VSS, 92	AN25		AP30	VSS, 164	VSS, 236	BA3	BA3	VSS, 217	VSS, 379
ES6	VSS, 21	VSS, 93	BU7		ES9	VSS, 165	VSS, 237	CC20	CC20	VSS, 218	VSS, 380
CM37	VSS, 22	VSS, 94	AP33		BU7	VSS, 166	VSS, 238	BT37	BT37	VSS, 219	VSS, 381
CM37	VSS, 23	VSS, 95	BP15		AN28	VSS, 167	VSS, 239	CC25	CC25	VSS, 220	VSS, 382
CM17	VSS, 24	VSS, 96	BY11		RV11	VSS, 168	VSS, 240	CC25	CC25	VSS, 221	VSS, 383
CM2	VSS, 25	VSS, 97	CM5		BT37	VSS, 169	VSS, 241	CC25	CC25	VSS, 222	VSS, 384
CM37	VSS, 26	VSS, 98	AP7		F12	VSS, 170	VSS, 242	CC25	CC25	VSS, 223	VSS, 385
CM37	VSS, 27	VSS, 99	CM5		F15	VSS, 171	VSS, 243	CC25	CC25	VSS, 224	VSS, 386
BT1	VSS, 28	VSS, 100	CM5		F18	VSS, 172	VSS, 244	CC25	CC25	VSS, 225	VSS, 387
AS2	VSS, 29	VSS, 101	AN25		AN25	VSS, 173	VSS, 245	CC25	CC25	VSS, 226	VSS, 388
AS3	VSS, 30	VSS, 102	AN25		AN25	VSS, 174	VSS, 246	CC25	CC25	VSS, 227	VSS, 389
A3	VSS, 31	VSS, 103	CP1		BP3	VSS, 175	VSS, 247	CC25	CC25	VSS, 228	VSS, 390
BJ7	VSS, 32	VSS, 104	BP32		BP3	VSS, 176	VSS, 248	CC25	CC25	VSS, 229	VSS, 391
CL36	VSS, 33	VSS, 105	AN7		BP3	VSS, 177	VSS, 249	CC25	CC25	VSS, 230	VSS, 392
A36	VSS, 34	VSS, 106	CP11		BP3	VSS, 178	VSS, 250	CC25	CC25	VSS, 231	VSS, 393
BK10	VSS, 35	VSS, 107	AN7		BP3	VSS, 179	VSS, 251	CC25	CC25	VSS, 232	VSS, 394
CL4	VSS, 36	VSS, 108	BP33		BP3	VSS, 180	VSS, 252	CC25	CC25	VSS, 233	VSS, 395
AE27	VSS, 37	VSS, 109	CP13		BP3	VSS, 181	VSS, 253	CC25	CC25	VSS, 234	VSS, 396
BE2	VSS, 38	VSS, 110	AN28		BP3	VSS, 182	VSS, 254	CC25	CC25	VSS, 235	VSS, 397
CK1	VSS, 39	VSS, 111	BN4		BP3	VSS, 183	VSS, 255	CC25	CC25	VSS, 236	VSS, 398
AB3	VSS, 40	VSS, 112	CP15		BP3	VSS, 184	VSS, 256	CC25	CC25	VSS, 237	VSS, 399
BE28	VSS, 41	VSS, 113	AP25		BP3	VSS, 185	VSS, 257	CC25	CC25	VSS, 238	VSS, 400
AE30	VSS, 42	VSS, 114	BP7		BP3	VSS, 186	VSS, 258	CC25	CC25	VSS, 239	VSS, 401
BE3	VSS, 43	VSS, 115	CP19		BP3	VSS, 187	VSS, 259	CC25	CC25	VSS, 240	VSS, 402
CK4	VSS, 44	VSS, 116	AP25		BP3	VSS, 188	VSS, 260	CC25	CC25	VSS, 241	VSS, 403
AD33	VSS, 45	VSS, 117	AN21		BP3	VSS, 189	VSS, 261	CC25	CC25	VSS, 242	VSS, 404
BE33	VSS, 46	VSS, 118	BN19		BP3	VSS, 190	VSS, 262	CC25	CC25	VSS, 243	VSS, 405
CK7	VSS, 47	VSS, 119	AP26		BP3	VSS, 191	VSS, 263	CC25	CC25	VSS, 244	VSS, 406
AE36	VSS, 48	VSS, 120	CP27		BP3	VSS, 192	VSS, 264	CC25	CC25	VSS, 245	VSS, 407
BE4	VSS, 49	VSS, 121	AN23		BP3	VSS, 193	VSS, 265	CC25	CC25	VSS, 246	VSS, 408
CL2	VSS, 50	VSS, 122	BP25		BP3	VSS, 194	VSS, 266	CC25	CC25	VSS, 247	VSS, 409
BE7	VSS, 51	VSS, 123	AN25		BP3	VSS, 195	VSS, 267	CC25	CC25	VSS, 248	VSS, 410
BE7	VSS, 52	VSS, 124	CP27		BP3	VSS, 196	VSS, 268	CC25	CC25	VSS, 249	VSS, 411
CM13	VSS, 53	VSS, 125	AL25		BP3	VSS, 197	VSS, 269	CC25	CC25	VSS, 250	VSS, 412
BE29	VSS, 54	VSS, 126	BT15		BP3	VSS, 198	VSS, 270	CC25	CC25	VSS, 251	VSS, 413
AC10	VSS, 55	VSS, 127	AJ28		BP3	VSS, 199	VSS, 271	CC25	CC25	VSS, 252	VSS, 414
BL26	VSS, 56	VSS, 128	CP9		BP3	VSS, 200	VSS, 272	CC25	CC25	VSS, 253	VSS, 415
BL26	VSS, 57	VSS, 129	AT35		BP3	VSS, 201	VSS, 273	CC25	CC25	VSS, 254	VSS, 416
CM21	VSS, 58	VSS, 130	AJ7		BP3	VSS, 202	VSS, 274	CC25	CC25	VSS, 255	VSS, 417
CM21	VSS, 59	VSS, 131	AC3		BP3	VSS, 203	VSS, 275	CC25	CC25	VSS, 256	VSS, 418
AC27	VSS, 60	VSS, 132	CM36		BP3	VSS, 204	VSS, 276	CC25	CC25	VSS, 257	VSS, 419
BL29	VSS, 61	VSS, 133	HO7		BP3	VSS, 205	VSS, 277	CC25	CC25	VSS, 258	VSS, 420
CM5	VSS, 62	VSS, 134	AK33		BP3	VSS, 206	VSS, 278	CC25	CC25	VSS, 259	VSS, 421
AC30	VSS, 63	VSS, 135	AD16		BP3	VSS, 207	VSS, 279	CC25	CC25	VSS, 260	VSS, 422
BL30	VSS, 64	VSS, 136	BY11		BP3	VSS, 208	VSS, 280	CC25	CC25	VSS, 261	VSS, 423
CM30	VSS, 65	VSS, 137	BT25		BP3	VSS, 209	VSS, 281	CC25	CC25	VSS, 262	VSS, 424
BL31	VSS, 66	VSS, 138	HS		BP3	VSS, 210	VSS, 282	CC25	CC25	VSS, 263	VSS, 425
CM31	VSS, 67	VSS, 139	BT28		BP3	VSS, 211	VSS, 283	CC25	CC25	VSS, 264	VSS, 426
BL32	VSS, 68	VSS, 140	AL28		BP3	VSS, 212	VSS, 284	CC25	CC25	VSS, 265	VSS, 427
AD33	VSS, 69	VSS, 141	BT28		BP3	VSS, 213	VSS, 285	CC25	CC25	VSS, 266	VSS, 428
CM33	VSS, 70	VSS, 142	DS		BP3	VSS, 214	VSS, 286	CC25	CC25	VSS, 267	VSS, 429
CM33	VSS, 71	VSS, 143	AL29		BP3	VSS, 215	VSS, 287	CC25	CC25	VSS, 268	VSS, 430
VSS, 72	VSS, 144	VSS, 145			BP3	VSS, 216	VSS, 288	CC25	CC25	VSS, 269	VSS, 431
					BP3	VSS, 217	VSS, 289	CC25	CC25	VSS, 270	VSS, 432
					BP3	VSS, 218	VSS, 290	CC25	CC25	VSS, 271	VSS, 433



Variant Name

HDMI type-A




171114-5 RICK SWAP
0125-3 RICK
0213-1 RICK
0222-6 RICK
0227-1 RICK

2018/06/04 243OFF_01.0 0113, 004801-004804 0040 a change to 0 min for 0020
2018/06/04 243OFF_01.0 007, 004801-04 0040

Close to CONNECTOR
Near CON J4801




HDMI CON.






WLAN con.

0919-9 Dean
0919-14 Dean
1003-13 Rick
1005-1 Rick
1027-3 Rick

CNVi colay, 待確認!!!



1030-3 RICK




請確認Conn.

請確認PCB

Rev

Project Name		Rev
ASUS X430		Rev
Title : MINICARD(WLAN)		Rev
Drawn	Dept. : ASUS COMPUTER INC.	Engineer : EE
Date : Thursday, August 28, 2014	Drawn : 03	of 100




ROM

		Project Name		Rev.
X430				01.0
Title : DSG Discharge				
Doc	Drawn: 2018/10/16	Engineer: EE		
Doc	Rev: 01.0	Drawn	EE	01.0

HOLE
1-1 RICK
2-3-1 RICK



A-CPU		TOP要件!!	
B-GPU	TOP要件!!	C-SSD	BOT
			d-WLAN
H1	H2	H3	H4, H6, H13
H7	H10, H12	H11	H8
P1	1212-1		

1215-1 RICK



DXF :s430_mb_pcb_dxf_3_20171120





1003- 8 RICK
MOVE TO IO BD
1027- 5 RICK
ADD LID CKT

待確認!!!

<Variant Name>

ASUS		Title : SS_Power & WIFI & CAP_LED	
ASUSTek COMPUTER INC. NBS		Engineer: EE	
Size	Project Name	Rev	
B	X430	R2.0	
Date: Thursday, August 30, 2018	Sheet	59	of 104

Modify Common Check
SP required
170503 Shoun

0005-0 Data
1003-4 RICK
1000-2 RICK
1000-0 RICK


From FCH USB3.0 Bus

USB3.0 Bus




Modify Common Check
SP required
170503 Shoun


171314-0 RICK SHAP




RICK Change 25001 from 12013-0013000 to 12013-0017100
171005-2 RICK



USB2.0 ESD-Protection




USB3.0 ESD-Protection



CC Logic

00050301 USB3_0_P1 USB3_0_P2 USB3_0_P3 USB3_0_P4 USB3_0_P5 USB3_0_P6 USB3_0_P7 USB3_0_P8 USB3_0_P9 USB3_0_P10 USB3_0_P11 USB3_0_P12 USB3_0_P13 USB3_0_P14 USB3_0_P15 USB3_0_P16 USB3_0_P17 USB3_0_P18 USB3_0_P19 USB3_0_P20 USB3_0_P21 USB3_0_P22 USB3_0_P23 USB3_0_P24 USB3_0_P25 USB3_0_P26 USB3_0_P27 USB3_0_P28 USB3_0_P29 USB3_0_P30 USB3_0_P31 USB3_0_P32 USB3_0_P33 USB3_0_P34 USB3_0_P35 USB3_0_P36 USB3_0_P37 USB3_0_P38 USB3_0_P39 USB3_0_P40 USB3_0_P41 USB3_0_P42 USB3_0_P43 USB3_0_P44 USB3_0_P45 USB3_0_P46 USB3_0_P47 USB3_0_P48 USB3_0_P49 USB3_0_P50 USB3_0_P51 USB3_0_P52 USB3_0_P53 USB3_0_P54 USB3_0_P55 USB3_0_P56 USB3_0_P57 USB3_0_P58 USB3_0_P59 USB3_0_P60 USB3_0_P61 USB3_0_P62 USB3_0_P63 USB3_0_P64 USB3_0_P65 USB3_0_P66 USB3_0_P67 USB3_0_P68 USB3_0_P69 USB3_0_P70 USB3_0_P71 USB3_0_P72 USB3_0_P73 USB3_0_P74 USB3_0_P75 USB3_0_P76 USB3_0_P77 USB3_0_P78 USB3_0_P79 USB3_0_P80 USB3_0_P81 USB3_0_P82 USB3_0_P83 USB3_0_P84 USB3_0_P85 USB3_0_P86 USB3_0_P87 USB3_0_P88 USB3_0_P89 USB3_0_P90 USB3_0_P91 USB3_0_P92 USB3_0_P93 USB3_0_P94 USB3_0_P95 USB3_0_P96 USB3_0_P97 USB3_0_P98 USB3_0_P99 USB3_0_P100




CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

USB
Card Reader




1022-8 Dean
1026-1 Dean
1030-1 Dean



```
2018/05/18 XG10FF_R1.0 #88, UCT03 modify to temp_NCH_000008 & 18pF -> 20pF
2018/05/18 XG10FF_R1.0 #88, UCT03 UGAP/6 UGAP
```


2018/05/18 XG10FF 81.0 488, 56723 1280/6 8522

AU6465				
	mode	Vin (V)	Iin (mA)	mW
AU6465 (Enable Power saving mode)	Suspend with card	3.3V	0.33	1.1
	Suspend without card	3.3V	0.14	0.46
	Idle with card	3.3V	32.8	108.24
	Idle without card	3.3V	0.14	0.46
	operating	3.3V	119	392.7
Use SanDisk SDHC BG card (Extreme Pro)				



0630-1 Dean


X'tal




ADG465 CLK source : External CLK or X'tal
XTALSEL : 0 = 120Khz, 1 = 480Khz(default)
ADG465R : Build in X'tal

ADG465 CLK source : External CLK or X'tal
XTALSEL : 0 = 120Khz, 1 = 480Khz(default)
ADG465R : Build in X'tal


ADG465 CLK source : External CLK or X'tal
XTALSEL : 0 = 120Khz, 1 = 480Khz(default)
ADG465R : Build in X'tal



MICRO SD SOCKET




04720 changed to 10 pF (8/18)
04721 changed to 22 Ohm



[«Standard Warner»](#)



1,25,30,32,53,54,68,70




1116-3
rick
CLOSE
U7002


1123-3
1220-1




1123-3




1123-4




(8637.00 3847.00), (6033.00 4309.00),
(4781.00 3811.00), (1942.00 2601.00),
(4091.00 1330.00)






81





BCM









CRT





8/20

Level shift
N17:1.8V
N16:3.3V

2025/04/16 04:30:57 81.0 822, Reserve PE to +VDD_50%




GPIO




1. +VDD_AON
N17 : 1.6V
N16 : 3.3V

dGPU Power Sequence

2. +VDD_MAIN




4. +PEX




3. NVVDD EN



5. +FBVDD EN



6. GPU POWER GOOD



170928-3 RICK DEL N17 GPAK ckt.

N17X-PWR_SEQ




Figure 5. N17/G2C-64 GPU Power-Up Sequencing

Figure 6. N17/G2C-64 GPU Power-Down Sequencing

N16X-PWR_SEQ






Figure 3-7. Example of Power-Up Sequencing Order

Address Selection Table

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
87812	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
87813	Open	0.2k	6.2k	6.8k	4.7k	3.4k	2.7k	2k





SCM






ASUS


+VCCCORE




+VCCGT





+2.5V[For Memory]




+2.5V[For Memory]















Adapter Mode (MVPK)						
	SS	C8	S3	G83	S8	S8 with USB Charger
PS_ON	1	-	1	-	1	-
RVSMON_ON	1	-	1	-	1	-
RVSMON_ON	1	-	1	-	0	-
RVSMON_ON	1	-	1	-	1	-
0.58V_ON	1	-	1	-	0	-
BURC_RCP	1	-	1	-	0	-
BURC_RCP	1	-	0	-	0	-



Load Switch






EE SEQ CHECK



EE SEQ CHECK


EE SEQ CHECK



EE Add discharge circuit

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR9002	Open	8.2k	8.2k	6.8k	4.7k	0.6k	2.7k	2k

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	R	R	R	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 3 = 0 bit 6 = 0 When ALERT# assert

[illegible]

	Project Name X530FN	Rev R2
---	-------------------------------	------------------

Title : PW_PROTECTION

Date: Thursday, August 30, 2018 Sheet 90 of 104

+NVVDD [For DGPU]



RTS Boost Voltage = 0.8V

RTS Boost Voltage = 0.8V

RTS-RTS (Ohm)	RTS-RTS (Ohm)	RTS-RTS (Ohm)
0.1 (0.0001)	0.1	0.1
0.2 (0.0002)	0.2	0.2
0.3 (0.0003)	0.3	0.3
0.4 (0.0004)	0.4	0.4
0.5 (0.0005)	0.5	0.5
0.6 (0.0006)	0.6	0.6
0.7 (0.0007)	0.7	0.7
0.8 (0.0008)	0.8	0.8
0.9 (0.0009)	0.9	0.9
1.0 (0.0010)	1.0	1.0

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)


RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)

RTS-RTS (Ohm)




ASUS

ASUS

ASUS

ASUS


+FBVDDQ (For VRAM)



PT530* 請參閱 PU5301 号 (這請參閱Trace 21)



- P_USB_C2SATA
- P_USB_C2SATA
- P_USB_C2SATA

MB to IO CONN (cable同面)




LEDs

1109-2 Kappa



SCREW HOLE





s430_io_pcb_dxf_3_20171120

USB 2.0 Port

Resource: P1401 (0708)
1200-0 Kappa 1200-0 Data 1200-0 Data
Mount: 1200-0 Data 1200-0 Data 1200-0 Data

20180702 add USB2.0 power network
1021-2 Data
1200-1 Data






Table 6-3. Mode D Command Mapping

Hex (0-0F) Mode 0	Hex Bits (A1:0)	Hex Bits (A1:12)
FE ₀ : CHD0	CSD	
FE ₁ : CHD1		
FE ₂ : CHD2	OOT	
FE ₃ : CHD3	OE	
FE ₄ : CHD4	A14	
FE ₅ : CHD5		817
FE ₆ : CHD6	A9	A9
FE ₇ : CHD7	A7	A7
FE ₈ : CHD8	A2	A2
FE ₉ : CHD9	A0	A0
FE ₁₀ : CHD10	A4	A4
FE ₁₁ : CHD11	A1	A1
FE ₁₂ : CHD12	BA0	BA0
FE ₁₃ : CHD13	WE*	WE*
FE ₁₄ : CHD14	A15	A15
FE ₁₅ : CHD15	CAS*	CAS*
FE ₁₆ : CHD16		CSD*
FE ₁₇ : CHD17		

NiTi45 D031 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbX_CbD018		ODT
FbX_CbD019		CME
FbX_CbD020	A13	A13
FbX_CbD021	A8	A8
FbX_CbD022	A6	A6
FbX_CbD023	A11	A11
FbX_CbD024	A5	A5
FbX_CbD025	A3	A3
FbX_CbD026	B42	B42
FbX_CbD027	B41	B41
FbX_CbD028	A12	A12
FbX_CbD029	A10	A10
FbX_CbD030	R45?	R45?
FbX_CbD031		
FbX_CbD032		
FbX_CbD033 ¹		
FbX_CbD034	D60?	


Notes


1. Not available in GB2-64 and GB2B-64 packages.
2. GPU debug pins; not connected to DRAM. See section 6.1.11.

Note:

- GB2-64 32-bit implementation will use channel 1 data bits [63:32]. Unused channel 0 data bits [31:0] can be left unconnected.
- For 32-bit implementation on GB2-64, please inform account AE for VBIOS support.


1017-4 RICK





GDD5 MODE SELECTION


Model	HF	SSG1	SSG2
CS	0	0	XXXX
LS	0	XXXX	XXXX
LS (revised)	XXXX	XXXX	0
LS (revised)	XXXX	XXXX	XXXX




特種販



2006, 2007a, 2007b).



持確認

Table 9.8 GDB85 x32 vs. x16 Data Bus Connects

GPU Signal (or Fanout)	U1 Node (chip identifier)	U16 Node (chip identifier)
	000005 S1600 Device	Base Node
F00_3-43-1	High phase	H0-05 S1600 Device 1
F00_3-59-1	thick phase	H0-05 S1600 Device 2
F00_3-44-1	proposed (top of PCB)	bottom of PCB
F00_3-44-1		H0-05 S1600 Device 3
F00_3-44-1		H0-05 S1600 Device 4
F00_3-44-1		H0-05 S1600 Device 5
F00_3-44-1		H0-05 S1600 Device 6
F00_3-44-1		H0-05 S1600 Device 7
F00_3-44-1		H0-05 S1600 Device 8
F00_3-44-1		H0-05 S1600 Device 9
F00_3-44-1		H0-05 S1600 Device 10
F00_3-44-1		H0-05 S1600 Device 11
F00_3-44-1		H0-05 S1600 Device 12
F00_3-44-1		H0-05 S1600 Device 13
F00_3-44-1		H0-05 S1600 Device 14
F00_3-44-1		H0-05 S1600 Device 15
F00_3-44-1		H0-05 S1600 Device 16
F00_3-44-1		H0-05 S1600 Device 17
F00_3-44-1		H0-05 S1600 Device 18
F00_3-44-1		H0-05 S1600 Device 19
F00_3-44-1		H0-05 S1600 Device 20
F00_3-44-1		H0-05 S1600 Device 21
F00_3-44-1		H0-05 S1600 Device 22
F00_3-44-1		H0-05 S1600 Device 23
F00_3-44-1		H0-05 S1600 Device 24
F00_3-44-1		H0-05 S1600 Device 25
F00_3-44-1		H0-05 S1600 Device 26
F00_3-44-1		H0-05 S1600 Device 27
F00_3-44-1		H0-05 S1600 Device 28
F00_3-44-1		H0-05 S1600 Device 29
F00_3-44-1		H0-05 S1600 Device 30
F00_3-44-1		H0-05 S1600 Device 31
F00_3-44-1		H0-05 S1600 Device 32
F00_3-44-1		H0-05 S1600 Device 33
F00_3-44-1		H0-05 S1600 Device 34
F00_3-44-1		H0-05 S1600 Device 35
F00_3-44-1		H0-05 S1600 Device 36
F00_3-44-1		H0-05 S1600 Device 37
F00_3-44-1		H0-05 S1600 Device 38
F00_3-44-1		H0-05 S1600 Device 39
F00_3-44-1		H0-05 S1600 Device 40
F00_3-44-1		H0-05 S1600 Device 41
F00_3-44-1		H0-05 S1600 Device 42
F00_3-44-1		H0-05 S1600 Device 43
F00_3-44-1		H0-05 S1600 Device 44
F00_3-44-1		H0-05 S1600 Device 45
F00_3-44-1		H0-05 S1600 Device 46
F00_3-44-1		H0-05 S1600 Device 47
F00_3-44-1		H0-05 S1600 Device 48
F00_3-44-1		H0-05 S1600 Device 49
F00_3-44-1		H0-05 S1600 Device 50
F00_3-44-1		H0-05 S1600 Device 51
F00_3-44-1		H0-05 S1600 Device 52
F00_3-44-1		H0-05 S1600 Device 53
F00_3-44-1		H0-05 S1600 Device 54
F00_3-44-1		H0-05 S1600 Device 55
F00_3-44-1		H0-05 S1600 Device 56
F00_3-44-1		H0-05 S1600 Device 57
F00_3-44-1		H0-05 S1600 Device 58
F00_3-44-1		H0-05 S1600 Device 59
F00_3-44-1		H0-05 S1600 Device 60
F00_3-44-1		H0-05 S1600 Device 61
F00_3-44-1		H0-05 S1600 Device 62
F00_3-44-1		H0-05 S1600 Device 63
F00_3-44-1		H0-05 S1600 Device 64
F00_3-44-1		H0-05 S1600 Device 65
F00_3-44-1		H0-05 S1600 Device 66
F00_3-44-1		H0-05 S1600 Device 67
F00_3-44-1		H0-05 S1600 Device 68
F00_3-44-1		H0-05 S1600 Device 69
F00_3-44-1		H0-05 S1600 Device 70
F00_3-44-1		H0-05 S1600 Device 71
F00_3-44-1		H0-05 S1600 Device 72
F00_3-44-1		H0-05 S1600 Device 73
F00_3-44-1		H0-05 S1600 Device 74
F00_3-44-1		H0-05 S1600 Device 75
F00_3-44-1		H0-05 S1600 Device 76
F00_3-44-1		H0-05 S1600 Device 77
F00_3-44-1		H0-05 S1600 Device 78
F00_3-44-1		H0-05 S1600 Device 79
F00_3-44-1		H0-05 S1600 Device 80
F00_3-44-1		H0-05 S1600 Device 81
F00_3-44-1		H0-05 S1600 Device 82
F00_3-44-1		H0-05 S1600 Device 83
F00_3-44-1		H0-05 S1600 Device 84
F00_3-44-1		H0-05 S1600 Device 85
F00_3-44-1		H0-05 S1600 Device 86
F00_3-44-1		H0-05 S1600 Device 87
F00_3-44-1		H0-05 S1600 Device 88
F00_3-44-1		H0-05 S1600 Device 89
F00_3-44-1		H0-05 S1600 Device 90
F00_3-44-1		H0-05 S1600 Device 91
F00_3-44-1		H0-05 S1600 Device 92
F00_3-44-1		H0-05 S1600 Device 93
F00_3-44-1		H0-05 S1600 Device 94
F00_3-44-1		H0-05 S1600 Device 95
F00_3-44-1		H0-05 S1600 Device 96
F00_3-44-1		H0-05 S1600 Device 97
F00_3-44-1		H0-05 S1600 Device 98
F00_3-44-1		H0-05 S1600 Device 99
F00_3-44-1		H0-05 S1600 Device 100

Table 9.8 GDDPS x32 vs. x16 Data Bus Connectivity (Continued)

GPU Signal (or FB Interface #)	12.8x64 (Non-Camshaft)	12.8x64 (Camshaft)	16.8x64 (Camshaft)
GPU Output PBus 2-0-15 PBus 2-0-6	SDC02 SDCRA Device Low Service Hypervisor (non mirrored pinout) (top of PCB)	SDC02 SDCRA Device Data Lines	SDC02 SDCRA Device Data Lines
PBus 2-0-15 PBus 2-0-6	QD12 QD14	Low-Clock Device 1 Lowest internal bitstream of PCB)	QD12 QD14
PBus 2-0-15 PBus 2-0-6	QD12 QD15	Low-Clock Device 2 Non-mirrored signal top of PCB	QD12 QD15
PBus 2-0-15 PBus 2-0-6	QD15 QD16	Low-Clock Device 1 Internal (pinout) bottom of PCB	QD15 QD16
PBus 2-0-15 PBus 2-0-6	QD17 QD18	Low-Clock Device 2 Non-mirrored signal top of PCB	QD17 QD18

Table 9.18 CPU-Side FBVDDQ Decoupling Requirements

Decoupling Capacitor		Recommended Quantity and Placement (for all supported partitions combined)	
Capacitance	Type	Quantity	Placement
For H7X GPU Package: G82-54 (preliminary)			
1.0 uF	865 [0603]	8	Under GPU FBVCCQ ball (evenly distributed throughout partition)
10 uF	865 [0603]	2	
10 uF	865 [0603]	1	Near GPU Device
22 uF	865 [0603]	2	

Table 9.19 DRIFT-Side FENDD/FENDDQ Decoupling (Combined Rail)

Designing Capabilities	Recommended Quantity Not Placed	Notes
Capacitance Type (Size)	Quantity	Placement (by Clock/Phase/Node)
Combined 1000pF/4700pF rail	1.0	For 1000pF DRAM, place on DRAM pin or PEXVDD bus. For 4700pF DRAM to a "cleaned" PEX bus configuration, be close to DRAM pin as possible. Single 1000pF 2-DNR rail and 2 power rails for each, depending capacitor.
1.0	1.0	For 1000pF DRAM, choose rail interface to address the PEX DRAM signal. Add this additional decoupling chip on the DRAM pin or PEX bus. Avoid this extra chip if not laid in as possible. See Figure 5.21 for an example.
100pF	1.0	For 100pF DRAM, choose a rail with 1-DNR rail and 2 power rails for each capacitor.
22pF	1.0	For 4700pF or 1000pF capacitors place 1-DNR rail and 2 power rails for each capacitor.



N175-G1 GDDR5 Recommended Memory:

PN	Type/Config	VRAM	RAM_CFG	Strap0	Strap1	Strap2
03008.00051700	GDDR5 256M*32 6.0 1.5V FBGA170	MICRONMT51256M32HF-70 B	(b4	L	L	H
03008.00050000		SAMSUNGK4G00325F-B HC20	(b0	L	L	L

GDORS VRAM	2G(256*32)	03008-00050000	GDORS 256M*32 7.0 1.5V FBGA170	//SAMSUNG/K4G80325FB-HC28
[單位用量 *2pcs]		03008-00050400	GDORS 256M*32 7.0 1.5V FBGA170	//MICRON/MT51L1256M32HF-70A
		03008-00051700		MICRON/MT51L1256M32HF-70B

P/N	Type/Config	VRAM	RAM_CFG	SI
03008-00051700	GDDR5 256M*32 6.0 1.5V FBGA170	MICRONMT51J256M32H-F70 B	0x8	PU 4.99K
03008-00060000		SAMSUNGK4G80325FB-HC28	0x0	PD 4.99K

NVIDIA CONFIDENTIAL
HLSA Memory Fill



EWL-07229-004_v26 | 16

Memory Type	FBDVU/ FBVQVQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed (mHz)	Memory Date Code	Status
			Samsung	4G680J25F9-4C25	B-die	Dd5	3250	N/A	Substitution allowed with waiver!
			Hynix	H5GCRH24MR-7A2R	A-die	Dd5	2500	N/A	Post production ready
			Hynix	H5GCRH24MR-R0C	A-die	Dd5	2500	N/A	Substitution allowed with waiver!
			Hynix	H5GCRH24MR-R0C	A-die	Dd5	3000	N/A	Substitution allowed with waiver!
			Micron	MT51J256M22HF-40-A	A-die	0d1	2000	N/A	Production ready
			Micron	MT51J256M22HF-70-A	A-die	0d1	3000	N/A	Substitution allowed with waiver!
			Micron	MT51J256M22HF-80-A	A-die	0d1	3000	N/A	Substitution allowed with waiver!
			Micron	MT51J256M22HF-70-B	B-die	0d8	3000	N/A	Post production ready


Xtal




	N175-G1T_GDOMs		N165-G1R_GDOMs	
Drop File	1. Drop File 2. Drop File 3. Drop File	4. Drop File 5. Drop File 6. Drop File	7. Drop File 8. Drop File 9. Drop File	10. Drop File 11. Drop File 12. Drop File
175G1T1	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File + Upload
175G1T2	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File
175G1T3	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File
175G1T4	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File
175G1T5	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File
175G1T6	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File + Upload
175G1T7	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File + Upload
175G1T8	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File + Upload
175G1T9	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File + Upload
175G1T10	1. Drop File + Upload	4. Drop File + Upload	7. Drop File + Upload	10. Drop File + Upload



Row Index	Strap Pins			Resulting SORX_EXPOSED Enablements			
	ROW_S0	ROW_S1	ROW_CLK	SOR1_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR2_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	H	disabled	disabled	disabled	disabled
	X	X	X	(Reserved; do not configure)			
All other Strap Configurations				(Reserved)			








RTCRST->3,3V
RTCCCLK->on
RTC_RST->High

AC-IN Mode
AC_IN_OC->low

X550VD Power On Sequence Diagram Rev.1.0



Reference	Value	Reference	Value	Reference	Value
C0602	1UF/6.3V	C1041	1UF/6.3V	C1306	1UF/6.3V
C0603	1UF/6.3V	C1043	1UF/6.3V	C1307	1UF/6.3V
C0604	1UF/6.3V	C1044	1UF/6.3V	C1308	1UF/6.3V
C0605	1UF/6.3V	C2406	1UF/6.3V	C1309	1UF/6.3V
C0607	1UF/6.3V	C2407	1UF/6.3V	C1310	1UF/6.3V
C0608	1UF/6.3V	C2435	1UF/6.3V	C1311	1UF/6.3V
C0613	1UF/6.3V	C2603	1UF/6.3V	C1418	1UF/6.3V
C0619	1UF/6.3V	C2605	1UF/6.3V	C1419	1UF/6.3V
C0621	1UF/6.3V	C2606	1UF/6.3V	C1420	1UF/6.3V
C0622	1UF/6.3V	C2608	1UF/6.3V	C1421	1UF/6.3V
C0624	1UF/6.3V	C2611	1UF/6.3V	C1423	1UF/6.3V
C0628	1UF/6.3V	C2614	1UF/6.3V	C1424	1UF/6.3V
C0629	1UF/6.3V	C2615	1UF/6.3V	C1425	1UF/6.3V
C0630	1UF/6.3V	C2617	1UF/6.3V	C1426	1UF/6.3V
C0631	1UF/6.3V	C2618	1UF/6.3V	C1428	1UF/6.3V
C0632	1UF/6.3V	C2619	1UF/6.3V	C1429	1UF/6.3V
C0633	1UF/6.3V	C2620	1UF/6.3V	C1430	1UF/6.3V
C0634	1UF/6.3V	C2622	1UF/6.3V	C1431	1UF/6.3V
C0635	1UF/6.3V	C2623	1UF/6.3V	C1433	1UF/6.3V
C0636	1UF/6.3V	C2626	1UF/6.3V	C1434	1UF/6.3V
C0638	1UF/6.3V	C2627	1UF/6.3V	C1435	1UF/6.3V
C0640	1UF/6.3V	C2628	1UF/6.3V	C1436	1UF/6.3V
C0651	1UF/6.3V	C2676	1UF/6.3V	C1438	1UF/6.3V
C0652	1UF/6.3V			C1439	1UF/6.3V
C0653	1UF/6.3V			C1440	1UF/6.3V
C0654	1UF/6.3V			C1441	1UF/6.3V
C0655	1UF/6.3V			C1443	1UF/6.3V
C0661	1UF/6.3V			C1444	1UF/6.3V
C0663	1UF/6.3V			C1445	1UF/6.3V
C0665	1UF/6.3V			C1446	1UF/6.3V
C0667	1UF/6.3V			C1448	1UF/6.3V
C0669	1UF/6.3V			C1449	1UF/6.3V
C0670	1UF/6.3V			C1450	1UF/6.3V
C0684	1UF/6.3V			C1451	1UF/6.3V
C0694	1UF/6.3V			C1453	1UF/6.3V
C1028	1UF/6.3V			C1454	1UF/6.3V
C1030	1UF/6.3V			C1455	1UF/6.3V
C1031	1UF/6.3V			C1456	1UF/6.3V
C1034	1UF/6.3V			C1702	1UF/6.3V
C1036	1UF/6.3V			C1708	1UF/6.3V
C1037	1UF/6.3V			C1713	1UF/6.3V
C1040	1UF/6.3V			C1714	1UF/6.3V



C0602/13/25: can't change 0402
C0612 ~ C0618

C0615

C1086

C1088

C1302

C1406

C1416

C1422

C1427

C1432

C1437

C1442

C1447

C1452

C1457

C1711

C1726

C1728

C2602

C2613

C2625

C3012

以上，請幫忙評估換0402

F40
F50
F60
F70
F80
F90
F100
F110
F120
F130
F140
F150
F160
F170
F180
F190
F200
F210
F220
F230
F240
F250
F260
F270
F280
F290
F300
F310
F320
F330
F340
F350
F360
F370
F380
F390
F400
F410
F420
F430
F440
F450
F460
F470
F480
F490
F500
F510
F520
F530
F540
F550
F560
F570
F580
F590
F600
F610
F620
F630
F640
F650
F660
F670
F680
F690
F700
F710
F720
F730
F740
F750
F760
F770
F780
F790
F800
F810
F820
F830
F840
F850
F860
F870
F880
F890
F900
F910
F920
F930
F940
F950
F960
F970
F980
F990
F1000

Table 6. GPO Risk

Symbol	Type	Pin No.	Description
GPO	IO	18	General Purpose IO Pin (Used for Power Saving Feature)

Figure 10. Power and Ground

Signal	Type	Pin No	Description
DVDDIO3	P	6, 31	Digital 3.3V Power Supply
DVDDIO	P	34	Digital 1.65V Power Supply
EVDDIO	P	16	LDO Regulator 1.65V Output
Card_V3V3	P	7	3.3V Power for All Cards
VDDIO3-18	P	46	SD CBUS Mode Power Supply
CIRL10	P	37	LDO Regulator 1.65V Output
AVDD33	P	1	Analog 3.3V Power Supply
GND	P	23	Ground
GND	P	49	Ground (Chassis Part)

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

6. Absolute Maximum Values

Symbol	Description	Minimum	Maximum	Unit
AVDD03, CARD_3V3, VDD033	Supply Voltage 3.3V	-0.3	3.6	V
VDD010, VDD010, CTRL00	Supply Voltage 1.05V	-0.3	1.32	V
3.3V DC Input	Input Voltage	-0.3	3.6	V
3.3V DC Output	Output Voltage			
1.05V DC Input	Input Voltage			
1.05V DC Output	Output Voltage	-0.3	1.32	V
N/A	Storage Temperature	-55	+125	°C

Table 19. Recommended Operating Conditions

Recommended Operating Conditions

Description	Pin	Minimum	Typical	Maximum	Unit
Supply Voltage VDD	AVDD33, CAKD_3V3, DVDD33	3.14	3.3	3.46	V
	DVDD10, EVDD10, CTRL30	1.00	1.05	1.10	V
Ambient Operating Temperature T _A	-	0	-	70	°C
Maximum Junction Temperature	-	-	-	125	°C

Table 1.

Table 23. DC Characteristic

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
AVDD03, CARD_3V3, DVDD03	3.3V Supply Mean Voltage	-	3.14	3.3	3.46	V
DVDD10, EVDD10	1.05V Supply Mean	-	1.00	1.05	1.10	V

CTRL10	Voltage
	Minimum: 10.0 V

V _{oh}	Maximum High Level Output Voltage	I _{oh} = -4mA	0.9*VDD(3)	-	VDD(3)	V
V _{ol}	Maximum Low Level Output Voltage	I _{ol} = 4mA	0	-	0.1*VDD(3)	V
V _{ih}	Minimum High Level Input Voltage	-	2.0	-	-	V

VII	
-----	--

1	1
---	---

Iin	Input Current	Vin=VDD33 or GND	0	-	0.5	µA
Icc33	Maximum Operating Supply Current from 3.3V	At 1000Mbps with heavy network traffic and with Card Reader E/W operation	-	150	-	mA

Maximum Operating	At 1000dpps with known network topology
-------------------	--

Ice 10	Supply Current from 1.05V
--------	------------------------------

heavy network traffic
and with Card Reader

[illegible]

Figure 17. Auxiliary Signal Timing




Figure 21. Power Sequence

Note 2: The *REGONOFF* does not support just *S.F.F*'s logic. The *S.F.F* time must be controlled over *2ms*.

Copyright © 2018


		Project Name: UX391RA		Rev:
Title: CPU XDP				001.0
Date:	Drawn:	Checked:	Engineer:	
2018/10/16	2018/10/16	2018/10/16	2018/10/16	2018/10/16

eDP to LVDS

8/20

		Page 12 of 12	Rev. 1
Title : LVD CONNECTOR		Rev. 1	
Drawn	Dept. : ASUS NEW CONNECTOR	Engineer : EE	
Date : 2014/04/04		Drawn : EE	of 108

BOM


		Project Name	Rev
		X430	R2.0
Title : DEBUG PORT			
Size			
A	Dept.: ASUSTeK COMPUTER INC.	Engineer:	EE
Date: Thursday, August 30, 2018		Sheet	44 of 104


0915-4 Dean Del Green CLK ckt(page9,24,29,75)


		Title : Green CLK Gen	
ASUSTeK COMPUTER INC. NBT		Engineer: EE	
Size	Project Name		Rev
Custom	X430		R2.0
Date	Thursday, August 06, 2015	Sheet	25 of 100


8/28/19

		Project Name		Rev
Title :		CARD READER CONNECTOR		02.0
Doc	Dept.: ASUS TAIwan COMPUTER INC.			Engineer: EE
C	Date: Thursday, August 30, 2019			Sheet 42 of 108


		Project Name		Rev
		X430		R2.0
Title : SDIO_CR				
Size A	Dept.: ASUSTeK COMPUTER INC. Engineer: EE			
Date: Thursday, August 30, 2018			Sheet	40 of 104


 Project Name X430		Rev R2.0
Title : RTL8402_RJ45		
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018	Sheet	34 of 104


 Project Name X430		Rev R2.0
Title :		
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018	Sheet	35 of 104


		Project Name		Rev
		X430		R2.0
Title : CB-****				
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: EE			
Date: Thursday, August 30, 2018			Sheet 41	of 104


<Variant Name>


		Title : DDR4_ON-BOARD_A2	
ASUS		Engineer: EE	
Size Custom	Project Name X430		Rev R2.0
Date: Thursday, August 30, 2018		Sheet 15 of 104	


		Title : DDR4_SO-DIMM_1	
		Engineer: NB EE2	
Size	Project Name		Rev
C	X430		R2.0
Date: Thursday, August 30, 2018		Sheet 16 of 104	

		Project Name		Rev
		X430		R2.0
Title : CRT D-SUB				
Size D	Dept.: ASUSTeK COMPUTER INC. Engineer: EE			
Date: Thursday, August 30, 2018			Sheet 47	of 104

 Project Name X430		Rev R2.0
Title : DDR3_ON-BOARD_B_H32		
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: NB EE2	
Date: Thursday, August 30, 2018		Sheet 19 of 104

 Project Name X430		Rev R2.0
Title : HDD Board-Speaker		
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018		Sheet 38 of 104

 Project Name X430		Rev R2.0
Title : small board_Screw_hole		
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer:	
Date: Thursday, August 30, 2018	Sheet 12	of 104

 Project Name X430		Rev R2.0
Title : small board_USB Port		
Size D	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018		Sheet 11 of 104

<Variant Name>

Title

<Title>

Size

A

Document Number

X430

Rev

R2.0

Date:

Thursday, August 30, 2018

Sheet

49

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

X430

Rev

R2.0

Date:

Thursday, August 30, 2018

Sheet

56

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

X430

Rev

R2.0

Date:


Thursday, August 30, 2018


Sheet


43


of


104


 Project Name X430		Rev R2.0
Title : POWER_+VGFX_CORE		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018	Sheet	94 of 104


		Project Name		Rev
		X530FN		R2.0
Title : POWER				
Size Custom	Dept.: Power team		Engineer:	Andy
Date: Thursday, August 30, 2018			Sheet	92 of 104

 Project Name X430		Rev R2.0
Title : POWER_+VGFX_CORE		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018		Sheet 95 of 104

 Project Name X430		Rev R2.0
Title : IO_SATA HDD & SPEAKER		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018		Sheet 65 of 104

		Project Name X430		Rev R2.0
Title : Sensors				
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE			
Date: Thursday, August 30, 2018			Sheet	61 of 104

		Project Name		Rev
		X530FN		R2.0
Title : POWER				
Size Custom	Dept.: Power team		Engineer:	Andy
Date: Thursday, August 30, 2018			Sheet	82 of 104


 Project Name X430		Rev R2.0
Title : ****		
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018	Sheet	62 of 104


	Project Name X530FN	Rev R2.0
---	-------------------------------	--------------------


Title : PW_+VCCIO / +VCCPRIM_CORE


Size A2	Dept.: Power team	Engineer: Andy
-------------------	---------------------------------	------------------------------


Date: Thursday, August 30, 2018	Sheet 84 of 104
--	-------------------------------

		Project Name		Rev
		X530FN		R2.0
Title : POWER				
Size Custom	Dept.: Power team		Engineer:	Andy
Date: Thursday, August 30, 2018			Sheet	85 of 104

 Project Name X430		Rev R2.0
Title : NFC		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018		Sheet 63 of 104

 Project Name X430		Rev R2.0
Title : POWER_+VGFX_CORE		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018	Sheet	96 of 104

 Project Name X430		Rev R2.0
Title : POWER_+VGFX_CORE		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018		Sheet 97 of 104

 Project Name X430		Rev R2.0
Title : POWER_+VGFX_CORE		
Size Custom	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
Date: Thursday, August 30, 2018	Sheet	98 of 104